Living beings have managed to survive on earth for the last four billion years. The main reason for such a success is certainly their striking capacity to adapt to changing and adverse environments. They pos- 
reconfigurable computing
An electronic device is said to be configurable when its functionality is not pre-defined at fabrication-time, but can be further specified by a configuration bit-string. Reconfigurable devices permit configuration several times, supporting system upgrades and refinements in a relatively small time scale. Given this architectural flexibility and upgradeability, they constitute the best candidates for supporting bio-inspired architectures: they offer a set of features that permit the implementation of flexible architectures, while still guaranteeing high performance execution.
The main representatives of reconfigurable computing devices are FPGAs (Field Programmable Gate Arrays) (Trimberger, 1994) . FPGAs are programmable logic devices that permit the implementation of digital systems. FPGAs are typically composed of an array of uniform logic cells, interconnected through programmable interconnection matrices, that can be configured to perform a given function by means of a configuration bit-string (see figure 1 ). Additionally, current FPGAs provide specialized functional blocks like microcontrollers, RAM, and embedded arithmetic operators, depending on the targeted application field. Figure 1 depicts a typical logic cell architecture. Each logic cell is composed of combinatorial and sequential programmable components, whose inputs and outputs are connected to a programmable interconnection matrix. The most used combinatorial components are look-up-tables (LUT), which can be programmed to implement any desired n-input boolean function.
FPGAs' programming is performed by means of a configuration bit-string, which is stored in a configuration memory. This string contains the configuration information for every FPGA's internal elements. Some FPGAs support a partial reconfiguration, where a reduced configuration bit-string can reconfigure only a given subset of internal components. Dynamic partial reconfiguration (DPR) (Donthi and Haggard, 2003; Hubner et al., 2005) is done while the device is active: certain areas of the device can be reconfigured while other areas remain operational and unaffected by the reprogramming. Unlike a static partial reconfiguration, in DPR, the system execution is not interrupted during the reconfiguration. However, the section being reconfigured might become unusable during reconfiguration.
Self-reconfigurable systems (Baumgarte et al., 2003) result in a direct offspring of DPR systems. Selfreconfigurable systems can modify their own hardware substrate in order to provide high performance, flexibility, and autonomy. They exhibit high performance due to their hardware's nature. Their high flexibility is achieved thanks to the possibility of modifying their own hardware at run-time by using DPR.
Figure 1. Field programmable gate array -FPGA
The autonomy is assured by the capability of the platform to modify itself without any external intervention. Several custom platforms have been proposed for supporting reconfigurable systems. Typically, these platforms target an application or a family of such applications. However, custom reconfigurable platforms are application-oriented, restraining themselves to a much reduced market participation or exclusively for academic purpose. This small scale production consequently makes them very expensive, being exclusively available to some privileged research groups only.
Commercial FPGAs typically offer more flexibility than their custom counterparts. Given the tradeoff between performance and flexibility, in most of the cases the more customized architectures can offer a better performance. However, during recent years the performance gap between commercial FPGAs and custom devices has been reduced in an impressive way. Xilinx is the largest FPGA manufacturer, whose devices are among the few supporting dynamic partial reconfiguration. Their Virtex-II family, for instance, fully supports dynamic and self partial reconfigurability. A critical issue when designing a dynamically reconfigurable system is the design flow used for conceiving it. Typical design flows target static designs, where a circuit is synthesized for performing a predefined task. When tackling a problem requiring dynamic reconfigurability, a number of new issues and paradigms arise given the changing nature of the underlying platform implementing the system. Xilinx proposes two design flows for generating partial reconfiguration bit-strings: module-based and difference-based (Xilinx Corp., 2004b) .
The module-based flow allows the designer to split the whole system into modules. For each module, the designer generates a partial configuration bit-string starting from an HDL description and goes through the synthesis, mapping, placement, and routing procedures, independently of other modules. With the difference-based flow the designer must manually perform low-level changes. Using the FPGA Editor (a low level design tool) the designer can manually modify the configuration of several components such as: look-up-table equations, internal RAM contents, multiplexers' selections, etc. After editing the changes, the designer can generate a partial configuration bit-string, containing only the differences between the ''before'' and the ''after'' designs.
A third approach, called bit-string manipulation , consists of directly modifying the configuration bit-string by knowing in advance which bits in the string must be modified for obtaining a desired circuit. In this way, one can generate and modify the FPGA configuration bitstring without depending on Xilinx design tools, in an on-chip and on-line manner. The main drawback of this approach is that one must know the bit-string format in advance, and the Virtex-II bit-string format is not documented by the manufacturer. This problem was overcome by reverse engineering some sections of the configuration bit-string for implementing self-reconfigurable adaptive systems (Upegui and Sanchez, 2006a; Upegui and Sanchez, 2006b ).
The design methodologies that allow benefiting from such hardware flexibility are still in their early stages. We have identified, in bio-inspiration, a potential approach for tackling the challenging issues found when designing dynamic and self-adapting systems.
Bio-inspired hardware
Nature has always stimulated the imagination of humans, but it is only very recently that technology has started supporting the physical implementation of bio-inspired computing systems. They are man-made systems whose architectures and emergent behaviors resemble the structure and behavior of biological organisms (Langton, 1995) . Artificial neural networks (ANNs), evolutionary algorithms (EAs), and fuzzy logic are some representatives of a new, different approach to artificial intelligence. These techniques exhibit the following features: (1) they model natural processes such as evolution, learning, development, or reasoning; (2) they are intended to be tolerant of imprecision, uncertainty, partial truth, and approximation; (3) they process numerical information with little or no explicit knowledge representation.
If one considers life on Earth since its very beginning, then the following three levels of organization can be distinguished : (1) Phylogeny, concerning the temporal evolution of a certain genetic material in individuals and species, (2) Epigenesis, concerning the learning process during an individual's lifetime, and (3) Ontogeny, concerning the developmental process of multicellular organisms. Analogous to nature, the space of bio-inspired hardware systems can also be partitioned along these three axes: the phylogenetic axis involves evolvable hardware, the ontogenetic axis involves multicellular developmental hardware, and the epigenetic axis mainly involves neural hardware.
In the case of living beings, adaptation due to evolution is performed through modifications in the DNA (Deoxyribonucleic acid), which constitutes the encoding of every living being on earth. DNA is a double-stranded molecule composed of two chains linked together by the base pairs Adenine, Cytocine, Guanine, and Thymine, constituting a string of symbols from a quaternary alphabet (A, C, G, T). On the other hand, reconfigurable logic devices are configured by a string of symbols from a binary alphabet (0, 1). This string determines the function implemented by each of the programmable components and the connections between each of the switch matrices. Under this description, a rough analogy naturally arises between the DNA and a configuration bit-string, and between a living being and a circuit. In both cases there is a mapping from a string representation to an entity that will perform one or more actions: growing, moving, reproducing, etc. for living beings, or computing a function for circuits.
This analogy between living beings and digital circuits suggests the possibility of applying the principles of artificial evolution to the field of circuit design. Designing analog and digital electrical circuits is, by tradition, a hard engineering task, vulnerable to human errors, and no one can guarantee the optimality of a solution for large circuits. Design automation has become a challenge for tool designers, and given the increasing complexity of circuits, higher abstraction levels of description are needed. Evolvable hardware arises as a promising solution to tackle this problem: from a given behavior specification of a circuit, an EA will search for a configuration bit-string describing a circuit able to satisfy the specification.
evOLvaBLe hardware devices
The hardware substrate supporting the circuit evolution is one of the most important initial decisions to make when evolving hardware. The hardware architecture is closely related to the type of solution being evolved. Reconfigurable hardware platforms have, in most cases, a cellular structure composed of uniform or non-uniform components. In some cases, one can evolve the components' functionality; in others the connectivity; or, in the most powerful platforms, both. FPGAs fit well into this third category: they are composed of configurable logic elements interconnected by configurable switch matrices.
The most basic hardware requirement when evolving hardware is to have a set of high-level or lowlevel evolvable components: the basic elements from which the evolved circuits will be built (transistors, logic gates, arithmetic functions, functional cells, etc); and an evolvable substrate supporting them: a flexible hardware platform allowing arbitrary configurations mapped from a genome. FPGAs constitute the perfect hardware substrate, given their connectivity and functional flexibility. This evolvable substrate can be implemented using three main techniques: (1) by designing a custom reconfigurable circuit with the desired configurability features; (2) by building a virtual reconfigurable substrate on top of the FPGA logic; and (3) by using the flexibility provided by the FPGAs' configuration logic in performing real partial reconfiguration.
The first approach constitutes a very efficient, high-performance, and flexible solution. A good example is the POEtic tissue , a computational substrate optimized for the implementation of digital systems inspired by the ontogenetic and epigenetic axes. By designing a custom reconfigurable circuit one can define the desired configurability features which may be useful for the circuit to be evolved. Thus, one can define a certain configuration bit-string structure that may constrain the search space to be explored by the EA to more suitable solutions. The main problem with this approach is the high cost and large development time for designing a custom reconfigurable circuit.
The second approach consists of building a virtual reconfigurable circuit on top of a commercial one (Sekanina, 2004a) . This way, the designer can also define his own configuration bit-string and can determine which features of the circuit to evolve. This approach has been widely used by several groups (Goeke et al., 1997; Haddow and Tufte, 2000; Sekanina, 2004a; Sekanina, 2004b; Slorach and Sharman, 2000; Vinger and Torresen, 2003) , exhibiting enhanced flexibility and ease of implementation and incurring the cost of an inefficient use of logic resources.
The third approach consists of partially modifying the configuration bit-string of commercial FPGAs. In this way, one can make a better use of FPGA resources: logic functions are directly mapped in the FPGAs' LUTs, and connections are directly mapped to routing switch matrices and multiplexers, incurring the cost of dealing with very low level circuit descriptions (Thompson, 1997; Thompson et al., 1996; .
We define three methodologies for evolving hardware by partially reconfiguring Virtex and Virtex-II families in a dynamic way using this third approach. Each methodology considers a different level of abstraction and granularity of the basic components used in the evolved circuit. The modular evolution methodology is a coarse-grained high level solution, well suited for architecture exploration. The node evolution and the bit-string evolution methodologies, which are closely related, constitute a fine-grained low level solution, well suited for fine tuning.
Modular evolution
The modular evolution methodology considers a coarse-grained reconfigurable substrate, where the basic blocks are defined as modules and are described at a high functional level. The methodology uses the module-based partial reconfiguration design flow described in the subsection "Reconfigurable Computing." The main consequence of the features of the module-based DPR is a modular structure, where each module communicates solely with its neighbor modules through a bus macro. This structure matches well with modular architectures, such as layered neural networks, fuzzy systems, multi-stage filtering, etc. These systems require a high degree of adaptability, and can benefit greatly from architecture exploration. However, some design constraints must be respected: inputs and outputs of the full network must be previously fixed, as well as the number of layers and their interconnectivity (number and direction of connections). While each layer can have any kind of internal connectivity, connections among modules are fixed through bus macros and restricted to neighbor layers. The subsection "Topology evolution of ANNs: a course-grained approach" presents the evolution of ANN topologies by using this method.
node evolution
The node evolution methodology considers a finer-grained partial reconfiguration than the modular evolution. The basic building blocks are defined at a low functional level and are defined as nodes which are, typically, much smaller than modules. This methodology uses the difference-based partial reconfiguration design flow described in the previous section. Using this technique to modify circuits requires a previous knowledge of the physical placement of the nodes implementing the target function (i.e. the logical function to be evolved) in the FPGA. By using hard-macros one can define placement constraints; one can place each hard-macro and, knowing LUT positions, one can modify them by using the difference-based design flow. Hard-macros must be designed by low level specification of a system (using the FPGA_editor one can define a system in terms of the FPGA's basic components). Every CLB, LUT, multiplexer, and flip-flop must be manually placed, and a semi-automatic routing must be performed. Hard-macros allow physically specifying the exact position of a part of the designed system and its building components in the reconfigurable device.
For using this methodology, the first step is to define an initial HDL description of the system. This description must include as black boxes the nodes to be evolved in the form of hard-macros and placement constraints must be specified for these macros. The system is now ready to be evolved: an EA written in your favorite programming language will map LUT configuration contents from a chromosome and will run a script for modifying the LUT contents in the FPGA_editor. The result is a partial configuration bitstring, containing just the LUT modifications, which will be generated and downloaded to the FPGA.
This methodology provides the possibility of fine tuning systems, incurring the cost of not allowing topological or connection modifications. It is well suited for evolving systems with cellular structures, such as neural networks, fuzzy system rules, or cellular automata, among others, with the main drawback being a dependence on Xilinx tools for modifying LUT contents and generating the configuration bit-string. The subsection "Coevolutionary setup for adapting fuzzy systems" presents the cooperative coevolution of fuzzy systems using this methodology.
Even though the complete placement and routing process is not executed for every individual, it is still not suited for on-system evolution.
configuration Bit-string evolution
The previously described evolving methodologies are dependent on Xilinx tools for generating every new partial bit-string, making them unsuitable for on-chip evolution. The configuration bit-string evolution methodology constitutes the finest grained reconfigurable approach, where modifications are performed at the configuration bit-string level. The methodology uses the direct bit-string manipulation design flow described in the previous section in order to directly evolve a subset of the bits describing the circuit.
Directly evolving the configuration bit-string has been done with the XC6200 FPGA family and on other custom platforms (Thompson, 1997) . The same principle can be applied for Virtex families, including Virtex-II, Virtex-II-Pro, Virtex-4, and Virtex-5: LUTs' and multiplexers' configurations can be evolved, while keeping a fixed routing. By using hard-macros, as described for the node evolution, one can describe a computing cell. This computing cell can implement a neuron, a fuzzy rule, a simple LUT, or any function, including one or several LUTs; it can also include flip-flops for making the design synchronous, or it can just implement combinatorial circuits. LUTs' and multiplexers' configurations can be modified in an arbitrary way; however, routing must remain fixed. Connectivity among components of a computing cell is manually set when designing the hard-macro; connectivity among computing cells is defined by an HDL description of the full system. Although routing must remain fixed during evolution, LUTs can be evolved as multiplexers, where the selection is done by the configuration bit-string.
For the Virtex family, the XAPP151 (Xilinx Corp., 2004a) describes, in a detailed way, the configuration bit-string, specifying the position of LUT contents in the string. However, for the Virtex-II family this documentation is not available, and just a limited bit-string description can be found in Xilinx Corp. (2005) . For tackling this problem, we have reverse-engineered some sections of the configuration bitstring format Upegui and Sanchez, 2006a) . We have used this approach for evolving Cellular Automata rules presented in the subsection "Cellular Automata," and Random Boolean Networks as presented in the subsection "Topology generation for Random Boolean Networks: a fine-grained approach."
BiO-inspired hardware cOMpOnenTs
In nature, one can identify two levels on which adaptation can be performed in living beings: at the species level, and at the individual level. Adaptation at the species level, also known as evolution, refers to the capability of a given species to adapt to an environment by means of natural selection and reproduction. Adaptation at the individual level, also known as development and learning, refers to the cellular development and the behavioral changes in an individual, which occur during its lifetime while interacting with an environment.
In both artificial and biological systems, adaptation implies modifications. These modifications are presented in several forms depending on the substrate being modified and the mechanism driving the modification. One can roughly consider that epigenesis mainly involves parametric modifications which concern exclusively an individual's adaptation (such as synaptic efficacies in neural systems), while morphological modifications concern both entities (individuals and species), and are mainly driven by phylogeny and ontogeny.
Although artificial adaptation has been widely studied, it has been very elusive to human technology. An example of artificial adaptability is that of ANNs, where adaptability refers to the topological (Reed, 1993; Yao, 1999) or synaptic weight (Hebb, 1949; Hecht-Nielsen, 1989 ) modifications performed in order to allow it to execute a given task. Several types of adaptability methods can be identified according to the modification done.
On the other hand, topology modification explores different computation and generalizations capabilities of the network. Growing (Perez-Uribe, 1999), pruning (Reed, 1993) , and EAs (Yao, 1999) are adaptive methods widely used to modify an ANN topology that will, in association with weight modification, eventually converge to better solutions than the ones found only with synaptic adaptation. We consider, thus, a hybrid adaptation framework, where structural adaptation is performed by modifying the system's topology, allowing a wider exploration of the system's computational capabilities. The evaluation of these capabilities is further done by parametric adaptation (synaptic weight learning in the case of ANNs), finding a solution for the problem at hand.
We consider these adaptation aspects for being specifically implemented in partially reconfigurable devices. By doing it, we consider a model composed of two main components: a computation engine and an adaptation mechanism. The computation engine is the physical machine able to implement the target function, while the adaptation mechanism is the technique that modifies this computation engine in order to find the target system.
computation engine
Universal computation refers to the ability of a machine to simulate any arbitrary computation on a conventional computation model. The complexity of the required machine can vary according to the complexity of the desired computational task. The computational task is highly dependent upon the number of inputs and outputs, and upon the non-linearities of the desired solution.
Among the most famous universal computers, one can find boolean functions and Turing machines. However, in the literature there is a very large number of machines claiming universal computability and, among them, one can find a number of bio-inspired machines. Some of these are ANNs (Hornik et al., 1989; Maass and Markram, 2004; Siegelmann and Sontag, 1991) , fuzzy systems (Kosko, 1994; Ying and Chen, 1997) , and Cellular Automata (Lindgren and Nordahl, 1990; Sipper, 1996) .
We consider the computation engine as the hardware implementation of a given function; it can be implemented in the form of one of the aforementioned universal computers, as well as in the form of non-universal ones. Computation engines have a physical existence in hardware, and even though universal computability is not mandatory, it is a much appreciated feature when searching a solution since it guarantees that a solution actually exists. In this chapter, these computation engines are presented in the form of neural networks, fuzzy systems, Cellular Automata, and Random Boolean Networks.
adaptation Mechanism
An important issue for all of the previously presented computation engines is how to find a solution for a specific problem. The proof of their universal computability guarantees that a solution exists, but how to find it is an open issue. How to find the correct configuration of NAND gates (accepted as universal approximators) for implementing a specific boolean function? How to determine the synaptic weights of a recurrent spiking neural network for discriminating between two pattern classes? How to connect a random boolean network and which rules to use for achieving the desired dynamics? These issues must be addressed by an adaptation mechanism.
The adaptation mechanism provides the possibility of modifying the function described by the computation engine. Two types of adaptation are allowed: parametric and structural. The first type modifies the values of some registers for parameter tuning and enabling (or disabling) of some module functions without involving major structural changes. The second type takes advantage of the reconfigurable characteristic of FPGAs and intends to modify the architecture of the computation engine by means of partially reconfiguring the FPGA.
paraMeTric adapTaTiOn
Learning in living beings involves several physiological processes that result in a set of synaptic efficacy modifications, constituting one of the key components of neurobiological research. This synaptic efficacy adaptation exhibited in the brain is an example of parametric adaptation in living beings. In a similar manner, parametric adaptation in bio-inspired hardware is related to minor system modifications.
It consists of parameter tuning of the computation engine by modifying, for instance, a register value or the truth table of a combinatorial function, while keeping the system topology unchanged. The most typical example is that of ANNs, where the computation engine in the form of a neural network implements a function solving the problem at hand; however, it is the adaptation mechanism in the form of a learning algorithm which modifies the synaptic weights.
When bringing these two components to reconfigurable hardware, one must provide the system implementation with a certain plasticity, in order to allow the system to adapt. This plasticity can be provided in the form of a memory or a set of registers storing the synaptic weights to be adapted, which constitutes a classical approach for providing flexibility or programmability in such hardware systems. Another way of providing this plasticity is by allowing the system to be partially reconfigured only in the sections involving the utilization of these parameters.
This section introduces two computation engines with their respective parametric adaptations, including both types of plasticity described in the previous paragraph. In "Coevolutionary setup for adapting fuzzy systems," the computation engine consists of a coevolutionary fuzzy classifier. Then, "Cellular Automata" presents reconfigurable cellular automata, where automata rules are dynamically and partially reconfigured driven by a cellular programming algorithm.
coevolutionary setup for adapting fuzzy systems
There are numerous examples where bio-inspired systems yield quite good performance, but often even their creators do not know why and how such systems work since they perform opaque heuristics. Fuzzy systems are an exception among these approaches since they might provide both good results and interpretability. Nevertheless, the construction of fuzzy systems is a hard task involving a lot of correlated parameters, which are often subject to several constraints to satisfy linguistic criteria. For tackling this problem, Fuzzy CoCo -an evolutionary technique based on cooperative coevolution -has been conceived to produce accurate and interpretable fuzzy systems (Peña Reyes, 2002) .
In Mermoud et al. (2005) , they propose a hardware platform for coevolving fuzzy systems by using Fuzzy CoCo in order to speed up both evolution and execution while offering equivalent performance. Fuzzy CoCo is a Cooperative Coevolutionary approach to fuzzy modeling, wherein two coevolving species are defined: data base (membership functions -MFs hereafter) and rule base. It is based on a family of EAs called coevolutionary algorithms, which take inspiration from the way several species cooperate or compete against each other for survival, sharing the same environment.
For modeling the hardware implementation of the system, it is decomposed in a computation engine and an adaptation mechanism. In this case, the computation engine is a fuzzy system and the adaptation mechanism is a coevolutionary algorithm. The architecture is kept modular in order to allow the structural adaptation that will be described in the section "Topology evolution of ANNs: a course-grained approach." However, the main focus here is on parameter tuning.
The fuzzy architecture consists of three layers: (1) Fuzzification that transforms crisp input values into membership values. (2) The rule-based inference, which computes the firing of each fuzzy rule, providing an activation level for one of the four output MFs. As several rules can propose the same action, the output fuzzy values are aggregated by using an aggregation operator, e.g., maximum. Finally, (3) Defuzzification produces a crisp output from the resulting aggregated fuzzy set. Inference and defuzzification are merged into a single physical module since the latter is static. Figure 2 shows a top level view of the platform.
In this architecture, parameter tuning implies modifying lookup table (LUT) functions. The differencebased reconfiguration flow is used, because only small modifications are performed. This method implies two advantages: (1) minimization of the reconfiguration bit-string size and hence the reconfiguration time, and (2) it allows the possibility of automatically generating the bit-string. To achieve that, three hard-macros using LUTs were created for each evolvable part of the platform: the input MF parameters, the inference rules, the aggregation configuration and the output MF parameters. By using the hardmacro's location constraints, one can locate each LUT and hence modify it by using difference-based reconfiguration as described in the subsection "Reconfigurable Computing."
The implemented system has 4 input variables with 3 triangular MFs each. The inference layer contains 20 rules that take up to 4 fuzzy input values from different input variables, though, the system is easily scalable for increasing the number of inputs or rules. For the sake of interpretability, a default rule was added, whose effect is important when the other rules are not very active. In this implementation, the default rule has a fixed activation level encoded by the genome. One of the most commonly used defuzzification methods is the center of areas, which is very expensive since it includes division.
For maximum flexibility, rules able to include fuzzy AND and OR operators (i.e., respectively minimum and maximum) are required. A LUT-based hard-macro allows computing any combination of AND and OR operators on 4 fuzzy values chosen from among 16 input values. Figure 3 shows an implementation of a fuzzy AND between two 4-bit values a and b.
This implementation has been validated with a classification problem with the Fisher's Iris database. The achieved solution coevolved in the hardware platform exhibited a similar classification accuracy to the one exhibited by the software implementation of the same algorithm.
cellular automata
Cellular automata (CA) are discrete time dynamic systems, consisting of an array of identical computing cells (Toffoli and Margolus, 1987; Wolfram, 2002) . A cell is defined by a set of discrete states, and a rule for determining the transitions between states. In the array, states are synchronously updated according Figure 2 . Schematic of the evolvable fuzzy platform to the rule, which is a function of the current state of the cell itself and the states of the surrounding neighbors. Non-uniform CA differ from their uniform counterparts in their state transition rule diversity. The fact that uniform CA constitute a sub-set of non-uniform CA makes the latter a more general and powerful platform featuring universal computation capabilities (Lindgren and Nordahl, 1990; Sipper, 1996) . Several features make them interesting for hardware implementation: they are massively parallel cellular systems, they are easily scalable, and their basic computing unit is closely related to the basic components of digital hardware: logic gates.
For FPGAs, non-uniform CA have an even more direct analogy. A typical FPGA architecture uses LUTs for implementing combinatorial functions, a LUT being the ideal substrate for implementing a modifiable boolean function. Additionally, the ICAP present in Xilinx FPGAs along with the configuration bit-string format description reported in allows one to perform an on-line and on-chip modification of CA rules by dynamically reconfiguring the LUTs' configuration.
The system architecture of a self-reconfigurable platform for evolving CA is depicted in figure 4 . A MicroBlaze soft-processor running an EA evolves a CA implemented in the reconfigurable device. The CA can be accessed for reading and writing the states through general purpose I/O interfaces. Rule modifications are exclusively performed by the HWICAP peripheral. The HWICAP module allows the MicroBlaze to read and write the FPGA configuration memory through the Internal Configuration Access Port (ICAP) at run time, enabling an evolutive algorithm to modify the circuit structure and functionality during the circuit's operation, specifically in this case, CA state transitions.
The work presented in Upegui and Sanchez (2006b) focuses on 1-d grids, with two states per cell, denoted by 0 and 1. In such CA, each cell is connected to one local neighbor (cell) on either side, as well as to itself. They present a 1-d CA composed of 50 automata that can be configured for running on free-run mode or on controlled iterative mode. An initial CA state can be configured through the writing interface, for being further read through the reading interface.
Figure 3. Implementation of a 4-bit minimum operator. Each block represents a LUT taking 4 bits as input. The macro is made up of three layers (D, S and V) and four stages (one per bit). The layer D indicates to the next stage whether a decision can be made or not. Once a decision is made, further D units transmit this fact. The layer S indicates which value, a or b, is chosen by the multiplexer V
A special interest has been focused on 1-d CA, with two states and two neighbors, given their analogy with FPGA's basic elements (LUTs and flip-flops). Such an automaton implemented in hardware requires a flip-flop, for storing the current state, and a 3-input LUT. The basic logic cell of Virtex-II FPGAs is a slice, which contains 2 flip-flops and 2 4-input LUT, a good fit for implementing two of the above described automaton. Larger automata can be implemented by representing rules with several LUTs.
As explained before, hard-macros allow specifying the exact placement of a desired component in a design. In the previous section, hard-macros are used for instantiating fuzzy rules, which are then evolved from a PC. In this case, the hard-macro depicted in figure 5 has been designed, consisting of a slice containing 2 automata. Then, a 1-d automata array with size 50 was instantiated (i.e. by using 25 hard-macros), where the input A4 of LUTs is set to a constant value of '0', and A3, A2, and A1 receive the signals from the self, lower, and upper states respectively.
As described in , one can access the LUT configuration of a whole column of slices in a single configuration frame. That is the reason why one must place the set of 25 hard-macros in a single column: for minimizing the number of frames to access. Then, just by reading and writing a single frame, one can evolve the configuration bit-string containing the LUTs' functions. By using this implementation in a Virtex-II 1000 FPGA, one can update CA rules for an array of up to 160 automata by modifying a single frame. It must be noted that for reconfiguring the full Virtex-II 1000, one may configure a full bit-string containing 1104 frames.
The implementation of this self-reconfigurable platform for non-uniform CA was validated with two problems: the firefly synchronization problem, and a pseudo-random number generator. This configuration approach can be used, in a more general framework, for evolving circuits at configuration bit-string level; for instance, for automatic on-chip synthesis of combinational circuits.
sTrucTuraL adapTaTiOn
Evolution, development, and learning in living beings imply several types of morphological modifications where the organism structure is involved. Learning and development, closely related, are characterized by a high brain plasticity with a very high rate of neural and synaptic birth and death. Moreover, the whole development process from a single cell to a complete organism implies a highly dynamic structural construction. Evolution, acting in a larger time-scale, also exhibits morphological changes in species from one generation to the next. One can thus identify several types of structural adaptation in living beings, which can happen at different time-scales at both individual and species level.
In bio-inspired reconfigurable hardware systems, structural adaptation is related to major system modifications. It basically refers to topology modifications of the computation engine by modifying; for instance, the number or the type of membership functions in a fuzzy system, the size or the neighborhood of cellular automata, or the connectivity in a neural network. Structural adaptation is mainly associated with the phylogenetic and ontogenetic axes. The phylogenetic axis of bio-inspired hardware, better known as evolvable hardware (EHW), mainly targets the building of logical circuits, implying an architectural construction of the circuit. The ontogenetic axis requires a circuit to be constructed from a genetic description, given a developmental rule. Some examples are the works presented by Haddow et al. (2001) and Roggen et al. (2007) . A hardware platform must consequently provide the required flexibility for supporting individuals with the diversity exhibited by genetic descriptions and developmental rules.
Bringing structural flexibility to hardware is very expensive in terms of logic resources, since one must provide a certain configurability that provides such flexibility. In the EHW field, this configurability has been provided by building custom evolvable chips or by using virtual reconfigurable architectures, as introduced in the section "Evolvable hardware devices," with the high costs and inefficiency that those solutions can imply.
In this section, we introduce two approaches for modifying the structure of the computation engine by means of partial reconfiguration: a coarse-grained and a fine-grained approach. The main advantage over previous work is the cost efficiency achieved by the partial reconfigurability of commercial FPGAs. "Topology evolution of ANNs: a course grained approach" presents a technique for evolving a layered spiking neural network by means of modular evolution. Subsection "Topology generation for Random Boolean Networks: a fine-grained approach" presents a fine-grained approach, where modifications are not performed at a layer level, but at the level of individual connections by means of bit-string evolution.
Topology evolution of anns: a coarse-grained approach
The coarse-grained approach presented in this section considers modules as the lowest-level reconfigurable part of a system. A module can contain a neural network layer, a fuzzy logic inference rule, or a stage in a multistage filter. It is based on the methodology of modular evolution, where the module size determines the level of granularity of the reconfiguration. As an example, this section presents the case of evolution of layered spiking neural networks. Different partial configuration bit-strings implementing layer topologies are available for each one of the modules. Then, from a repository of layers, an EA determines the set of layers most adequate for solving the problem. In this way, each layer performs a part of the whole computation.
This type of network fits well into the concept of modular artificial neural networks (Ronco and Gawthrop, 1995) . Modular ANNs insert a level of hierarchy by considering a network as a set of interconnected modules. At the same time, these modules contain the neurons which are the basic computing nodes for both modular and traditional ANNs. From a bio-inspired perspective, modular ANN are more biologically plausible than their plain counterparts. The brain is not just a bunch of interconnected neurons, but there are specific areas in the brain in-charge of specific tasks.
Another possible approach is the evolution of ANN ensembles (Liu and Yao, 1997) . In this case, each module could contain an independent ANN, and an EA would manage a population of them. At the end of the evolution, the provided solution would not be a single ANN, but a set composed of the best individuals. The mapping genotype-phenotype can involve the parametric adaptations already described, as well as the fine-grained topological adaptations that will be described in the next subsection.
The module-based DPR approach fits well for evolving modular topologies. The main consequence of the features of DPR is a modular structure, where each module communicates solely with his neighbor modules. This structure matches well with a layered neural-network topology presented in , where each reconfigurable module contains a sub-network. Inputs and outputs of the full network are fixed at design time, while each sub-network can have any kind of internal connectivity, connections among sub-networks are fixed and restricted to neighboring sub-networks.
For each module, there exists a pool of different possible configurations. Each configuration contains a sub-network topology (i.e. a certain number of neurons with a given connectivity). As illustrated in figure 6 , each module can be configured with different layer topologies, provided that they offer the same external view (i.e. the same inputs and outputs). Several generic layer configurations are generated to obtain a library of layers, which may be used for different applications.
Figure 6. Layout of the reconfigurable network topology
A simple genetic algorithm (GA) is responsible for determining which configuration bit-string is downloaded to the FPGA. The GA considers a full network as an individual. For each application the GA may find the combination of layers that best solves the problem. Input and output fixed modules contain the required logic to code and decode external signals and to evaluate the fitness of the individual depending on the application (the fitness can also be evaluated off-chip). As in any GA the phenotype is mapped from the genome, in this case the combination of layers for a network. Each module has a set of possible configurations and an index is assigned to each configuration. The genome is composed of a vector of these indices.
In a more general framework, one can consider this reconfigurable network as an example of the modular ANN described at the beginning of this subsection. Related work about evolution of modular ANN has been reported in Happel and Murre (1994) , where they use modules which are able to categorize and learn in an autonomous way, with an architecture which is evolved at the same time. They thus present, a system involving architectural modular evolution along with individual learning. Such a system fits well in the proposed coarse-grained structural adaptation, where each ANN module corresponds to a reconfigurable module. Learning is performed as a parametric adaptation inside each one of the modules by updating some registers' values.
Topology generation for random Boolean networks: a fine-grained approach
Regular topologies have been shown to perform well for several problems. Layered ANNs are widely used for classification and control tasks, while Cellular Automata dynamics have been widely studied, as they exhibit interesting emergent behaviors. However, biological systems don't use such regular connectivity, it being a critical point when building systems targeting self-adaptation and emergence. An example of a different approach for connecting systems is that of Random Boolean Networks (RBN), a set of randomly interconnected nodes computing different boolean functions (Gershenson, 2002) .
Several approaches using arbitrary connectionism have been shown to perform well for several applications. Jaeger and Haas (2004) have shown the suitability of echo state networks (randomly connected recurrent ANNs) to predict chaotic time series, improving accuracy by a factor of 2400 over previous techniques. Maass et al. (2002) present their liquid state machines (randomly connected integrate and fire neurons), which are able to classify noise-corrupted spoken words.
As presented in the background, Xilinx FPGAs can be partially reconfigured by using several design flows. This subsection presents a system exhibiting the maximum autonomy and the maximum flexibility. An FPGA system can self-reconfigure for evolving a part of the circuit in a way similar to the system presented in the subsection "Cellular Automata" for evolving CA. However, unlike CA, this section presents a system with flexible topology. Topological modifications are based on the configuration bit-string description of Upegui and Sanchez (2006a) for dynamically modifying multiplexers' configuration.
A hardware architecture of a cellular system allowing a completely arbitrary connectionism constitutes a very hard routing problem. The main problem faced is scalability. Increasing the array size implies not only increasing the number of cells but also the size of the multiplexers selecting the nodes' inputs. This fact increases the resource requirements exponentially when increasing the amount of nodes. This subsection presents an RBN cell array that allows full implementation scalability. It allows connecting any node with any other; however, some constraints must be respected when creating new connections. Figure 7 illustrates the RBN cell array: it consists of an array of identical elements, each one containing a rule implemented in a look-up-table (LUT), a flip-flop storing the cells' state, and flexible routing resources implemented in the form of multiplexers.
In the 2-d case, each cell has 4 inputs and 4 outputs corresponding to its four cardinal points: north, west, south, and east, which fits well with the current 2-d fabrication technology of integrated circuits. Additional dimensions would require two more inputs per dimension.
An output from the cell can be driven by the cell's state or by any other input, allowing the outputs to act as a bypass from distant cell's states. In a typical 2-d CA, outputs would always be driven by the cell's state. A cell's state is updated by a rule (a boolean function). As cell outputs, rule inputs can be driven by any input or by the cell's state. If two multiplexers select the same driver, the 4-inputs rule becomes a 3-inputs rule, with the possibility of becoming a 1-input rule if all multiplexers select the same input.
In Upegui and Sanchez (2006a) , there are presented 3 approaches of generating a random connectionism in this array, with discussion about how to implement them and what problems can arise in each of them. The first approach consists of randomly generating the sources for each node by randomly assigning a cell for driving each cell's input. The second approach consists of randomly assigning values to multiplexers' selections. The third approach, and the one implemented in this work, consists of randomly generating values of multiplexers' selections, while forcing random drivers for floating nets.
They use the same system setup previously described in the subsection "Cellular Automata" for evolving the non-uniform CA (see figure 4) . The only difference is that instead of the 1-d CA they used an array of the RBN cells of figure 7. The HWICAP module allows the MicroBlaze to read and write the FPGA configuration memory through the Internal Configuration Access Port (ICAP) at run time, enabling the adaptation algorithm to modify the RBN connections and boolean rules during the circuit's operation.
The RBN cell is implemented as a hard-macro. It is implemented by using the four slices in a CLB. The RBN cell has 4 inputs and outputs from and to its neighbors. Four additional signals are included for system control: CLK, EN, RST, and an output signal for observing the cell's state. A common alternative to using the FPGA's low level resources would be to define the RBN cell as a virtual reconfigurable circuit. In this case, the reconfigurable circuit is described by a high level language and further synthesized, placed, and routed by automatic tools. Implementing the RBN cell in this way, would require 18 Virtex-II slices (5 CLBs), while implementing it by defining a hard-macro for further reconfiguring the logic supporting it requires only 4 slices (1 CLB). In this way, using a virtual reconfigurable substrate would imply an overhead of x4.5 respective to the implementation in the actual FPGA LUTs and multiplexers.
Figure 7. RBN cell: rule and connectionism implementation
This system has been validated with the implementation of a 5x6 RBN cell array. After defining an initial random network, an evolutionary algorithm evolved the boolean functions for solving the firefly synchronization problem. In a more general case, this non-regular network can be used for modeling evolving and/or developmental neural systems, gene regulatory networks, or any type of network model featuring a dynamic topology.
cOncLusiOn
This chapter presented a set of methodologies and architectures for the conception of bio-inspired selfreconfigurable systems by exploiting the current commercial FPGA's dynamic partial reconfigurability. The methodologies for evolving bio-inspired architectures proposed in this chapter allow three different layers of abstraction. The modular evolution allows a high abstraction level, where the basic components used by the evolution are large functional modules such as ANN layers or fuzzy systems stages. The node evolution involves an intermediate level of abstraction, where the basic components used by the evolution are small functional modules, such as logic gates, neurons, or fuzzy rules. The third methodology, bit-string evolution, involves the lowest abstraction level, where the evolution directly determines the configuration bit-string reconfiguring the FPGA, and provides the possibility of executing the evolution on-chip and on-line.
These methodologies have been applied to several bio-inspired architectures. The implementation of the architectures, along with the methodologies, is based on a model composed of two main components: a computation engine and an adaptation mechanism. The computation engine constitutes the bioinspired architecture computing the solution. In this chapter these computation engines are presented in the form of spiking neural networks, fuzzy systems, cellular automata, and Random Boolean Networks. The adaptation mechanism, on the other hand, allows the computation engine to adapt for performing a given computation; two basic types of adaptation are proposed: parametric and structural. Parametric adaptation mainly deals with the adjustment of functional parameters, while structural adaptation deals with topological modifications. This adaptation can be present in the form of evolution, synaptic weight learning, or any other global or local optimization algorithm.
The proposed systems, along with the proposed bio-inspired architectures and algorithms, allow a system-on-chip to self-reconfigure in order to adapt the hardware supporting it, in a completely autonomous way. The main advantage of the proposed approach is that, unlike existing self-reconfigurable platforms, it is not required to specify every possible architecture to be implemented at design time, but it is the platform itself which determines it on-line in a completely autonomous way.
In the framework of a more general scope, dynamic self-reconfigurable adaptive systems can be seen as the next step towards bio-inspired hardware systems exhibiting real adaptability. Current systems still require a high degree of human intervention and a very restricted level of adaptability to changing conditions. Future work must tackle these issues by inspiration from the adaptability features observed in living beings. Among these features we can identify a full autonomy, a development driven by environmental and physical constraints instead of human imposed constraints, and a support for structural and parametric adaptation. These approaches will not be used for tackling high performance or critical applications because adaptation is typically not a necessity for them. They may mainly be used in pervasive systems which interact with changing environments and are difficult to upgrade manually. Some examples are human-interaction devices, space devices, or environmental monitoring networks.
Moving towards this direction imposes a set of challenges that may be tackled by advanced engineering and methodologies. Current commercial reconfigurable devices exhibit important limitations: they are expensive, highly power-consuming, and they offer limited reconfiguration capabilities. Future trends towards nanotechnologies may help to tackle these issues. Another current limitation is scalability at several levels. EAs have shown to be limited in the size of genome they can deal with, which is critical when solving discrete problems as digital systems. This problem has been tackled through ontogenetic hardware approaches (Haddow et al., 2001; Roggen et al., 2007) where, starting from a genetic description, the individual develops its architecture driven by construction rules or by interactions with its environment. These devices may also interact among them, making scalability at network level another important issue. These limitations, in general, may not constitute a real obstacle for future works but a set of constraints that will become softer with time.
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